


Please type and sign (+) inside this box

SEP 10 2001



PTO/SB/08A (08-00)

Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Patent and Trademark Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1448A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 1 of 2

Complete If Known

Application Number	09/847,642
Filing Date	May 1, 2001
First Named Inventor	Mihai T. Lazarescu
Group Art Unit	2124 2124
Examiner Name	INGBERG INGBERG
Attorney Docket Number	261/246

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
RGT I	AA	Prof. Dov Dori, <u>About OPCAT</u> , 2000, pages 1-2, http://iew3.technion.ac.il/~dori/opcat/about.htm1	
RGT I	AB	Prof. Dov Dori, <u>OPM Methodology</u> , 2000, pages 1-3, http://iew3.technion.ac.il/~dori/opcat/methodology.htm1	
RGT I	AC	Prof. Dov Dori, <u>OPCAT's Contents</u> , 2000, pages 1-5, http://iew3.technion.ac.il/~dori/opcat/contents.htm1	
RGT I	AD	Prof. Dov Dori, <u>Examples</u> , 2000, pages 1-3 http://iew3.technion.ac.il/~dori/opcat/example.htm1 (Fig. 1 and Fig. 2 did not display when website was viewed).	
RGT I	AE	Vojin Zivojnovic, Stefan Pees, Christian Schlaeger, Markus Willems, Rainer Schoenen and Heinrich Meyr, <u>DSP Processor/Compiler Co-Design A quantitative Approach</u> , ICSPAT, 1997, pages 761 - 765	
RGT I	AF	Guido Post, Vojin Zivojnovic and Sebastian Ritz, <u>Multiprocessor Architecture Extension for the BlockDiagram-Oriented Design Tool Cossap/Descartes</u> , ICSPAT, 1995	
RGT I	AG	Stefan Pees, Vojin Zivojnovic, Andreas Hoffmann, Heinrich Meyr, <u>Retargetable Timed Instruction Set Simulation of Pipelined Processor Architectures</u> , ICSPAT, 1998	
RGT I	AH	Marcello Lajolo, Mihai Lazarescu, Alberto Sangiovanni-Vincentelli, <u>A Compilation-based Software Estimation Scheme for Hardware/Software Co-Simulation</u> , CODES, 1999	
RGT I	AI	Mihai T. Lazarescu, Jwahr R. Bammi, Edwin Harcourt, Luciano Lavagno, Marcello Lajolo, <u>Compilation-based Software Performance Estimation for System Level Design</u> , HLDVT, November 8, 2000, pages 1-6	
RGT I	AJ	Graham R. Hellestrand, <u>Designing System on a Chip Products Using Systems Engineering Tools</u> , 1998, pages 1-6, VaST Systems Technology Corporation	
RGT I	AK	Vojin Zivojnovic, Stefan Pees, Heinrich Meyr, <u>LISA - Machine Description Language and Generic Machine Model for HW/SW Co-Design</u> , October 1998, 1998 IEEE Workshop on VLSI Signal Processing, San Francisco	
RGT I	AL	Vojin Zivojnovic, Steven Tjian, Heinrich Meyr, <u>Compiled Simulation of Programmable DSP Architectures</u> , 1995, pp. 187-198, In the Proceedings of the 1995 IEEE Workshop on VLSI Singal Processing	
RGT I	AM	Vojin Zivojnovic, Juan Martinez Velarde, Christian Schlager, Heinrich Meyr, <u>Integrated Systems for Signal Processing</u> , E.E. Times, October 17, 1994, Issue: 819 pages 1-5, http://content.techweb.com/se/directlink.cgi?EET19941017S0055	
RGT I	AN	Vojin Zivojnovic, Stefan Pees, Christian Schlager, Heinrich Mery, <u>Signal Processing Design, LISA bridges gaps in high-tech languages</u> , E.E. Times, October 7, 1996, Issue: 922, pages 1-6, http://content.techweb.com/se/directlink.cgi?EET19961007S0138	
RGT I	AO	V. Zivojnovic, S. Pees, <u>Compiled DSPs check out fast</u> , E.E. Times, October 23, 1995, Issue: 871, Section: Digital Signal Processing, Pages 1-5, http://content.techweb.com/se/directlink.cgi?EET19951023S0056	
RGT I	AP	Vojin Zivojnovic, Heinrich Meyr, <u>Compiled HW/SW Co-Simulation</u> , 1998, Integrated Systems for Signal Processing, Aachen University of Technology, Aachen, Germany	
RGT I	AQ	Dr. Graham Hellestrand, <u>The Advent of the Virtual Processor Model</u> , E. E. Times, May 14, 1999, pages 1-7, VaST Systems Technology, Santa Clara, CA, USA	
RGT I	AR	Graham R. Hellestrand, <u>Systems Engineering: The Era of the Virtual Processor Model (VPM)</u> , April 14, 1999, pages 1-6, VaST Systems Technology, Santa Clara, CA, USA	
RGT I	AS	Stephan Ohr, <u>Neolnear Tins Analog Synthesis</u> , E. E. Times, June 12, 2001, Pages 1-3, Com, http://www.eetimes.com/story/OEG20010612S0087	

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 2

of 2

Complete If Known

Application Number	09/847,642
Filing Date	May 1, 2001
First Named Inventor	Mihai T. Lazarescu
Group Art Unit	2124 2124
Examiner Name	2124 IUGERL
Attorney Docket Number	261/246

PLT	AT	Soner Önder, Rajiv Gupta, <u>Automatic Generation of Microarchitecture Simulators</u> , May 1998, IEEE International Conference on Computer Languages	
PLT	AU	Joachim Fitzner, Chris Schlager, Davorin Mista, Vojin Zivojnovic, <u>Implementing LISA Tools Based on a DSP Architecture Description</u> , ICSPAT 1999	
PLT	AV	Lisa Guerra, Joachim Fitzner, Dipankar Talukdar, Chris Schlager, Bassam Tabbara, Vojin Zivojnovic, <u>Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification</u> DAC 1999	
PLT	AW	Stefan Pees, Andreas Hoffmann, Vojin Zivojnovic, Heinrich Meyr, <u>LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures</u> , DAC 1999	
PLT	AX	Chris Schlager, Joachim Fitzner, Vojin Zivojnovic, <u>Using Supersim Compiled Processor Models for Hardware, Software and System Design</u> , ICSPAT 1998	
PLT	AY	Vojin Zivojnovic, Chris Schlager, Joachim Fitzner, <u>System-Level Modeling of DSP and Embedded Processors</u> , ASILOMAR 1998	

Examiner
SignatureDate
Considered

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.